devel / comp.lang.verilog

Subject	Replies	Last Message
Open source 8b10b encoder/decoder, verilog By: Nrusimhadri Vyshnavi on Tue, 5 Dec 2023	0	4 Months 28 Days ago By: Nrusimhadri Vyshnavi
SPI Slave clock By: khan on Wed, 11 Oct 2023	1	5 Months 9 Days ago By: littlewing
Comp.lang.verilog RIP By: gnuarm.del...@gmail. on Sat, 21 Oct 2023	0	6 Months 13 Days ago By: gnuarm.del...@gmail.
Clocks not toggling in gate level simulation By: shriya ate on Mon, 25 Sep 2023	0	7 Months 9 Days ago By: shriya ate
How to implant the artificial neural network model to Verilog-A By: 林清流 on Wed, 9 Aug 2023	0	8 Months 25 Days ago By: 林清流
system verilog By: Shivangi Sharma on Thu, 29 Jun 2023	0	10 Months 5 Days ago By: Shivangi Sharma
Use of Both Posedge Clk and Negedge Clock By: e liu on Sat, 24 Jun 2023	1	10 Months 10 Days ago By: gnuarm.del...@gmail.
How can I stop the simualtion at stop bit for i2c master verilog code? By: Qazi Zabeer on Mon, 5 Jun 2023	1	10 Months 28 Days ago By: Charlie

There are currently 258 users online
Total messages: 449,799

rocksolid light 0.9.81
clearnet tor